------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------
entity cmp_or is
port(  	A:	in std_logic;
	B:	in std_logic;
	F:	out std_logic
);
end cmp_or;

-------------------------------------------------
architecture behv of cmp_or is
begin
  process(A,B)
  begin
    F <= A or B;
  end process;
end behv;
------------------------------------------------
